2	Teresa M. Corbin (SBN 132360) Thomas Mavrakakis (SBN 177927) HOWREY SIMON ARNOLD & WHITE, LLP 301 Ravenswood Avenue Menlo Park, California 94025 Telephone: (650) 463-8100 Facsimile: (650) 463-8400	
5 6 7 8	Attorneys for Plaintiff SYNOPSYS, INC. and for Defendants AEROFLEX INCORPORATE AMI SEMICONDUCTOR, INC., MATROX ELECTRONIC SYSTEMS, LTD., MATROX GRAPHICS, INC., MATROX INTERNATIONAL CORP. and MATROX TECH, INC.	
9	UNITED STATES	DISTRICT COURT
10	NORTHERN DISTR	ICT OF CALIFORNIA
11	SAN FRANCISCO DIVISION	
12		
13	RICOH COMPANY, LTD.,) Case No. C03-04669 MJJ (EMC)
14	Plaintiff,	Case No. C03-2289 MJJ (EMC)
15	VS.	SYNOPSYS, INC.'S AND AEROFLEX INC.
16 17	AEROFLEX INCORPORATED, et al., Defendants.	 ET AL.'S PROPOSED DEFINITIONS FOR THE TEN TERMS IDENTIFIED FOR CONSTRUCTION AT THE CLAIM CONSTRUCTION HEARING
18)
19	SYNOPSYS, INC.,	Date: December 15, 2004 Time: 2:30 PM
20	Plaintiff,	Courtroom: 11 Judge: Martin J. Jenkins
21	vs.) Judge. Martin J. Jenkins)
22	RICOH COMPANY, LTD., a Japanese))
23	corporation))
24	Defendant.))
25		
26		
27		
28		
HOWREY SIMON ARNOLD & WHITE		

Pursuant to the Amended Order of the Court dated November 30, 2004, Plaintiff Synopsys, Inc.
("Synopsys") and Defendants Aeroflex Incorporated, AMI Semiconductor, Inc., Matrox Electronic
Systems, Ltd., Matrox Graphics, Inc., Matrox International Corp. and Matrox Tech, Inc. (collectively,
"Aeroflex, et al.") submit the following proposed definitions of the ten terms, phrases and clauses for
construction at the Claims Construction hearing now set for December 15, 2004, at 2:30 p.m.

6	Term	Proposed Definition	Supporting Intrinsic Evidence
7	8	a process that uses a computer for	'432 patent : 1:9-12, 16:34-65
8	A computer-aided	designing, as distinguished from a computer-aided manufacturing	Cross-reference to brief: §V.A (pp.
9	design process for designing	process, which uses a computer to direct and control the	24-26)
10		manufacturing process.	
11	1 Architecture	the logical steps and decisions that are represented as rectangles and	432 patent: 2:24-27; 3:49-59; 4:15-19; 4:61-63; 6:3-14; 7:20-23; 8:47-51; 16:34-65
12	independent actions and	diamonds in the flowchart; where register-transfer level (RTL, as	
13	conditions	defined in Darringer et al.) descriptions are excluded.	'432 patent file history April 1989 Amendment at 8-11, 13; October 1989 Examiner Interview Summary;
14		An RTL description defines any	November 1989 Amendment at 6-7.
15		control needed for the ASIC and consists of: 1) defining the inputs,	'435 patent (Darringer et al.): Fig.4; 4:26-32; 5:27-35
16		outputs, and any registers of the	Cross-reference to brief: §V.C.1 &
17		proposed ASIC; and, 2) describing for a single clock cycle of the ASIC	§V.C.3 (pp. 27-31, 34-38).
18		how the ASIC outputs and any registers are set according to the	
19		values of the ASIC inputs and the	
20		previous values of the registers.	
21	3	the designer represents a sequence of	'432 patent ; Figs. 1a, 5, and 7, 2:21-27, 3:20-22, 3:50-59, 4:5-22, 4:35-38,
22	Describing a series of	logical steps (rectangles) and decisions (diamonds), and the	7:12-23, 16:34-65
23	architecture independent actions and	transitions (lines with arrows) between them in a flowchart format	'432 patent file history: April 1989
24		that excludes any register-transfer level (RTL, as defined in Darringer	Amendment at 9, 11; October 1989 Examiner Interview Summary;
25	conditions	et al.) descriptions	November 1989 Amendment at 6-7
26			'016 patent ; 7:33-9:52
27			'435 patent (Darringer et al.): 4:26-
28			Cross-reference to brief: §V.C.1 (pp.

Term	Proposed Definition	Supporting Intrinsic Evidence
		27-31)
2	the designer assigns one definition from the set of stored definitions for each of the described logical steps and decisions represented in the flowchart	'432 patent ; Fig. 5, 3:20-22, 4:61-63, 5:20-22, 7:24-25, 8:23-26, 8:51-56,
specifying for each described action and condition of		16:34-65 '016 patent ; 6:12-32
the series one of said stored		Cross-reference to brief: §V.C.2 (pp
definitions		31-33)
9 A set of definitions	a set of named descriptions defining the functionality and arguments for the available logical steps and	432 patent: 2:24-27; 3:49-59; 4:15-19; 4:61-63; 5:20-22; 6:3-14; 7:20-50 8:47-51; 16:34-65
of architecture independent	decisions that may be specified in	'432 patent file history April 1989
actions and conditions	the flowchart where register- transfer level (RTL, as defined in	Amendment at 8-11, 13; October 198 Examiner Interview Summary;
	Darringer et al.) descriptions are excluded.	November 1989 Amendment at 6-7.
		'435 patent (Darringer et al.): Fig.4 4:26-32; 5:27-35
		Cross-reference to brief: §V.C (pp. 27-38)
Selecting from said	mapping the specified stored definitions for each logical step and decision represented in the flowchart to a corresponding stored hardware cell description.	'432 patent : Fig. 4, 3:16-19, 4:66-5:3 5:22-29, 8:31-37, 8:58-60, 9:52-60, 16:34-65
stored data for each of the specified		'432 patent file history: April 1989 Amendment at 10
definitions a corresponding		Cross-reference to brief: §V.E.1 (pp
integrated circuit hardware cell		41-44)
Said step of selecting a hardware cell comprising applying to the specified definition of the action or condition to be performed	the mapping of the specified definitions to the stored hardware cell descriptions must be performed	'432 patent : Abstract, 2:58-63, 5:6-8, 8:29-37, 8:58-60, 9:8-13, 11:16-26, 16:34-65
	by applying to the specified definitions in the flowchart a set of cell selection rules stored in an	'432 patent file history: April 1989
		Amendment at 8-11, 17; October 198 Examiner Interview Summary;
	expert system knowledge base	November 1989 Amendment at 4, 6-7
		'435 patent (Darringer): 7:32-9:35
performed		'603 patent: 3:59-63
		An Overview of Logic Synthesis Systems: at 170

Term	Proposed Definition	Supporting Intrinsic Evidence
		System: at 75-77
		'016 patent : 3:5-8, 9:67-10:2
		Cross-reference to brief: §V.E.1 (pp 41-44)
5 A set of cell	a set of rules embodying the knowledge of expert designers for application specific integrated	'432 patent : 2:58-63, 8:20-30, 8:58-9:62, 10:39-11:26, 14:50-59, 15:53-58, 16:34-65
selection rules	circuits, each rule having an antecedent portion (e.g., IF) and a consequent portion (e.g., THEN),	'432 patent file history : April 1989 Amendment at 9-11, 15, 17; October 1989 Examiner Interview Summary;
	which enables the expert system to map the specified stored definitions	November 1989 Amendment at 7, 9
	for each logical step and decision represented in the flowchart to a	'435 patent (Darringer) : 7:32-9:35
	corresponding stored hardware cell description	An Overview of Logic Synthesis Systems: at 170
		The CMU Design Automation System: at 75-77
		Cross-reference to brief: §V.E.3 (pp. 47-49)
6	the knowledge base portion of an expert system software having a set	'432 patent : 2:58-63, 5:6-8, 8:29-37, 8:58-60, 9:8-13, 11: 16-26, 16:34-65
Expert system knowledge base	of rules, each rule having an antecedent portion (e.g., IF) and a	'432 patent file history : April 1989 Amendment at 8-11, 17; October 198
	consequent portion (e.g., THEN), and embodying the knowledge of expert designers for application	Examiner Interview Summary; November 1989 Amendment at 4, 6-7
	specific integrated circuits.	'435 patent (Darringer) : 7:32-9:35
	An expert system is software that solves problems through selective	'603 patent : 3:59-63
	application of the rules in the knowledge base by an inference	An Overview of Logic Synthesis Systems: at 170
	engine, as distinguished from conventional software, which uses	The CMU Design Automation
	a predefined step-by-step procedure (algorithm) to solve problems.	System : at 75-77
	(angorithm) to borre problems.	'016 patent : 3:5-8, 9:67-10:2
		Cross-reference to brief: §V.E.2 (pp 44-47)

27

28

Term	Proposed Definition	Supporting Intrinsic Evidence
A netlist defining the hardware cells which are needed to perform the desired function of the integrated circuit	producing a list of the needed hardware cells by eliminating any mapped hardware cells that are redundant or otherwise unnecessary, producing a custom controller type hardware cell for providing the needed control for those other hardware cells, and producing the necessary structural control paths and data paths for the needed hardware cells and the custom controller	'432 patent: Abstract, 1:17-37, 2:39 44, 4:39-43, 5:8-12, 5:30-40, 9:62- 10:9, 13:55-14:3, 16:34-65 Cross-reference to brief: §§V.F.1 and V.F.3 (pp. 49-50, 51-52)
Dated: December 2,	2004 Respectf	ully submitted,

HOWREY SIMON ARNOLD & WHITE, LLP

By: /s/ Thomas C. Mavrakakis

Thomas C. Mavrakakis Teresa M. Corbin

Attorneys for Plaintiff Synopsys, Inc. and for

Defendants Aeroflex, et al.

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28